

Fig. 1




Fig. 2




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B

329

ENTITY FXUCHK IS

```
PORT( S_IN      : IN std_ulogic;
        Q_IN      : IN std_ulogic;
        R_IN      : IN std_ulogic;
        clock     : IN std_ulogic;
        fails     : OUT std_ulogic_vector(0 to 1);
        counts    : OUT std_ulogic_vector(0 to 2);
        harvests  : OUT std_ulogic_vector(0 to 1));

```

-450

4 5 2 { --!! BEGIN
--!! Design Entity: FXU;

```

4 5 3 { --!! Inputs
        --!! S_IN      => B.C.S;
        --!! Q_IN      => A.Q;
        --!! R_IN      => R;
        --!! CLOCK     => clock;
        --!! End Inputs

```

454 {
--!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;

455 {
 --!! Count Outputs;
 --!! 0 : <event0> clock;
 --!! 1 : <event1> clock;
 --!! 2 : <event2> clock;
 --!! End Count Outputs;

456 {
--!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;

457 } --!! End;

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

→ 458

Fig. 4C




Fig. 4D




Fig. 4E




Fig. 5A




Fig. 5B





Fig. 6A



15/30




Fig. 6B





Fig. 7



*Fig. 8A
Prior Art*

222
222
222

entity FSM : FSM


850

Fig. 8B
Prior Art

ENTITY FSM IS

```
PORT(
    ....ports for entity fsm....
);
```

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

fsm_state(0 to 2) <= ... Signal 801 ...

```
853 { --!! Embedded FSM : examplefsm;
859 { --!! clock          : (fsm_clock);
854 { --!! state_vector   : (fsm_state(0 to 2));
855 { --!! states         : (S0, S1, S2, S3, S4);
856 { --!! state_encoding : ('000', '001', '010', '011', '100');
     { --!! arcs           : (S0 => S0, S0 => S1, S0 => S2,
857 { --!!                  (S1 => S2, S1 => S3, S2 => S2,
     { --!!                  (S2 => S3, S3 => S4, S4 => S0);
858 { --!! End FSM;
```

END;

Fig. 8C

entity FSM : FSM



850

Fig. 9

Fig. 10A



1030 ↗
 <instantiation identifier>. <instrumentation entity name>. <design entity name>. <eventname>
 ↗ 1032
 ↗ 1034
 ↗ 1036


Fig. 10B

X1	B3	X	COUNT1	1040
X1.Z	B1	Z	COUNT1	1041
X1.Z	B2	Z	COUNT1	1042
X2	B3	X	COUNT1	1043
X2.Z	B1	Z	COUNT1	1044
X2.Z	B2	Z	COUNT1	1045
Y	B4	Y	COUNT1	1046
Y.Z	B1	Z	COUNT1	1047
Y.Z	B2	Z	COUNT1	1048

Fig. 10C

1030 ↗
 <instantiation identifier>. <design entity name>. <eventname>
 ↗ 1034
 ↗ 1036

Fig. 10D



--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108]; ~~~~
--!! event_1124_in <= A.B.[B1.count.event_1124]; ~~~~
--!! End Inputs

1163 1165
1164 1166
1161
1162

Fig. 11B

--!! Inputs
--!! event_1108_in <= C.[count.event_1108]; ~~~~
--!! event_1124_in <= B.[count.event_1124]; ~~~~
--!! End Inputs

Fig. 11C

Fig. 12A




Fig. 12B




Fig. 13A




Fig. 13B

```

ENTITY OVR IS
    PORT( R_IN      : IN std_ulogic_vector(0 .. 4);           1364
          .
          .
          .
          ... other ports as required ...
          .
          .
          R_OV      : OUT std_ulogic_vector(0 .. 4);
          RT       : OUT std_ulogic;                                1362
    );
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)           1360
--!! R_IN = > {R(0 .. 4)};     ~~~~~
--!! :
--!! ...
--!! other ports as needed ...
--!! :
--!! End Inputs
--!! Outputs                   1361
--!! <R_OVERRIDE> : R_OV(0 .. 4) = > R(0 .. 4) [RT];
--!! End Outputs
--!! End
1356 {                                         1351
      ARCHITECTURE example of OVR IS
      BEGIN
          .
          .
          .
          ... HDL code for entity body section ...           1358
      END;
}

```

Fig. 13C

ENTITY FOO IS

PORT();

ARCHITECTURE example of FOO IS

BEGIN

```
R <= .....  
.  
.  
.  
.  
.  
.  
1381  
1382  
1383  
1384
```

Fig. 13D